Why doesn't India build a place-and-route EDA tool?

Software that maps synthesized chip logic onto physical silicon layout while meeting timing, power, and manufacturability constraints across billions of transistors.