Why doesn't India build a physical verification (DRC/LVS) EDA tool?

Software that checks chip layout geometry against foundry manufacturing rules and against the design's schematic netlist before tapeout, requiring deep foundry-specific rule knowledge and massive geometric computation.