Why doesn't India build an RTL logic synthesis tool?

Software that transforms hardware-description-language designs into gate-level netlists optimized for area, timing and power, requiring deep algorithmic and foundry-specific expertise.